512¸¦ Çϳª »ç·Á°í ÇÕ´Ï´Ù.
À¯µ¿¼±
Á¶È¸ :
1454 ,
2004/09/29 13:06 |
|
|
ÀúÈñÁý ·¥ÀÌ
¸Þ¸ð¸® ¸ðµâ ¼Ó¼º
¸ðµâ¸í Samsung M3 68L3223DTL-CB0
ÀÏ·Ã ¹øÈ£ 44049C97h
¸ðµâ Å©±â 256 MB (1 rows, 4 banks)
¸ðµâ À¯Çü Unbuffered
¸Þ¸ð¸® À¯Çü DDR SDRAM
¸Þ¸ð¸® ¼Óµµ PC2100 (133 MHz)
¸ðµâÆø 64 bit
¸ôµâ Àü¾Ð SSTL 2.5
¿À·ù °ËÃâ ¹æ¹ý ¾øÀ½
°»½ÅÀ² Ãà¼Ò (7.8 us), Self-Refresh
ÃÖ°í CAS Áö¿¬½Ã°£ 2.5 (7.5 ns @ 133 MHz)
2¹øÂ° ÃÖ°í CAS Áö¿¬½Ã°£ 2.0 (10.0 ns @ 100 MHz)
¸Þ¸ð¸® ¸ðµâ Ư¡
Early RAS# Precharge ¹ÌÁö¿ø
Auto-Precharge ¹ÌÁö¿ø
Precharge All ¹ÌÁö¿ø
Write1/Read Burst ¹ÌÁö¿ø
Buffered Address/Control Inputs ¹ÌÁö¿ø
Registered Address/Control Inputs ¹ÌÁö¿ø
On-Card PLL (Clock) ¹ÌÁö¿ø
Buffered DQMB Inputs ¹ÌÁö¿ø
Registered DQMB Inputs ¹ÌÁö¿ø
Differential Clock Input Áö¿ø
Redundant Row Address ¹ÌÁö¿ø
¸Þ¸ð¸® ¸ðµâ Á¦Á¶ÀÚ
ȸ»ç¸í Samsung
Á¦Ç° Á¤º¸ http://www.samsung.com/Products/Semiconductor/DRAM/index.htm
¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡
¸Þ¸ð¸® ¸ðµâ ¼Ó¼º
¸ðµâ¸í Hyundai HYMD132 645A8-H
ÀÏ·Ã ¹øÈ£ 2608432Ch
¸ðµâ Å©±â 256 MB (2 rows, 4 banks)
¸ðµâ À¯Çü Unbuffered
¸Þ¸ð¸® À¯Çü DDR SDRAM
¸Þ¸ð¸® ¼Óµµ PC2100 (133 MHz)
¸ðµâÆø 64 bit
¸ôµâ Àü¾Ð SSTL 2.5
¿À·ù °ËÃâ ¹æ¹ý ¾øÀ½
°»½ÅÀ² º¸Åë (15.625 us), Self-Refresh
ÃÖ°í CAS Áö¿¬½Ã°£ 2.5 (7.5 ns @ 133 MHz)
2¹øÂ° ÃÖ°í CAS Áö¿¬½Ã°£ 2.0 (10.0 ns @ 100 MHz)
¸Þ¸ð¸® ¸ðµâ Ư¡
Early RAS# Precharge ¹ÌÁö¿ø
Auto-Precharge ¹ÌÁö¿ø
Precharge All ¹ÌÁö¿ø
Write1/Read Burst ¹ÌÁö¿ø
Buffered Address/Control Inputs ¹ÌÁö¿ø
Registered Address/Control Inputs ¹ÌÁö¿ø
On-Card PLL (Clock) ¹ÌÁö¿ø
Buffered DQMB Inputs ¹ÌÁö¿ø
Registered DQMB Inputs ¹ÌÁö¿ø
Differential Clock Input Áö¿ø
Redundant Row Address ¹ÌÁö¿ø
¸Þ¸ð¸® ¸ðµâ Á¦Á¶ÀÚ
ȸ»ç¸í Hynix Semiconductor Inc.
Á¦Ç° Á¤º¸ http://www.hynix.com/eng/products/dram/index.jsp
¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡¦¡
ÀÌ·¸°Ô 256 2°³·Î 512ÀÔ´Ï´Ù.
À̹ø ±âȸ¿¡
DDR »ï¼º 512M PC2100¸¦ Çϳª ´õ »ç·Á°í ÇÕ´Ï´Ù.
¸ÞÀκ¸µå´Â MSI 865PE Neo2 ÀÔ´Ï´Ù.
ȣȯ µÉ±î¿ä? |
|
|
|