¿¹Àü¿¡ X-Bit Labs¿¡¼ ¾ð±ÞÇßµíÀÌ(ÀÌÀü ±â»çº¸±â), 2¿ù 4ÀÏ IntelÀº McKinley CoreÀÇ Itanium CPU¸¦ ¼±º¸¿´´Ù. ¾Æ·¡ Â÷Æ®¸¦ º¸±â ¹Ù¶õ´Ù.
¾Æ·¡´Â McKinley¿Í Merced Core°£ÀÇ Â÷À̸¦ º¸¿©ÁÖ´Â °ÍÀÌ´Ù. ¹¹°¡ ´Ù¸¥Áö ÇÑ ¹ø º¸ÀÚ.
Parameter | Merced | McKinley |
---|
Initial core clock | 800MHz | 1GHz | System bus frequency | 266MHz | 400MHz | System bus width | 64bit | 128bit | System bus maximum theoretical bandwidth | 2.1GB/sec | 6.4GB/sec | Processor | 64bit | L1 cache | 32KB on-die | L2 cache | 96KB on-die | 256KB on-die | L3 cache | max. 4MB (off-die) | max. 3GB (on-die) | Pipeline stages | 10 | 8 | Resulting ports | 9 | 11 | Number of registries | 328 | Execution units | 4 integer units (3 branch), 2 FP, 2 SIMD 2 load and 2 store | 6 integer units (3 branch), 2 FP, 2 SIMD, 1 load and 2 store | Instructions per clock (max.) | 6 |
¶ÇÇÑ IntelÀº McKinley Core´Â 2¾ï 2100¸¸°³ÀÇ Æ®·£Áö½ºÅͰ¡ ÁýÀûµÇ¾î ÀÖ´Ù°í ÁÖÀåÇÑ´Ù. µû¶ó¼ ÀÌÁ¦ ¾î¶² ÇÁ·Î¼¼¼°¡ 2007³â ¾È¿¡ 10¾ï°³ÀÇ ÇÁ·Î¼¼¼ ÁýÀûµµ¸¦ °¡ÁúÁö´Â ÀÚ¸íÇØ Á³´Ù.(°ü·Ã±â»çº¸±â)
°ø½Ä ¼Ò½ÄÅë¿¡ µû¸£¸é Itanium(McKinley)Àº ¿Ã ÇØ Áß¹Ý ¾È¿¡ ´ë·®»ý»ê µÉ °Í¶ó°í ÇÑ´Ù. ±×¸®°í ºñ °ø½Ä ·çÆ®·Î È®ÀÎÇÑ ¹Ù·Î´Â 1GHz Core Clock°ú 3MB L3ij½¬ÀÇ 0.18micron McKinley ÄÚ¾îÀÇ ÃÖ»óÀ§ ItaniumÀº 1000°³ ±¸ÀԽà ÇѰ³ °¡°ÝÀº $4220 ÀÏ °ÍÀ̶ó°í ÇÑ´Ù.
Enterprise½ÃÀåÀ» °Ü³ÉÇÑ MercedÀÇ ÂüÆÐ(ÀÎÅÚÀÌ ÅõÀÚÇÑ °Í¿¡ ºñÇÏ¸é ³Ê¹«³ª ³Ê¹«³ª Àû°Ô ÆÈ·Á¼ ÂüÆÐ¶ó´Â ¸»ÀÌ ¾î¿ï¸± °Í °°´Ù) ÀÌÈÄ ´Ù½Ã ÇÑ ¹ø ½ÃÀåÀ» ÇâÇØ Ãâ»çÇ¥¸¦ ´øÁ³´Ù. McKenleyÀÇ ¼±ÀüÀ» ±â´ëÇØ º»´Ù.
Ãâó : http://www.xbitlabs.com
|